By Topic

Modeling of a digitally assisted 14-bit 100MSample/s pipelined ADC using open-loop residue amplification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiaofeng Shi ; The Department of Physics, Xiamen University, 361005, China ; Kaihang Li

A novel digitally assisted high-speed 14-bit pipelined ADC model based on matlab/simulink is proposed. The model consists of a 4-bit first-stage with nonlinearity gain error, a 2-bit second-stage with 1-bit redundancy and five ideal 2-bit stages. A backend calibration technique is used to calibrate the nonlinearity error of the first stage, which significantly improves the Signal Noise Ratio (SNR) and Effective Number of Bit (ENOB) of the Analog-to-Digital Converter (ADC). Simulation results indicate that the maximum SNR and ENOB of this pipeline ADC reach the value of 82dB and 14 bits respectively under the case of the input signal frequency at 9.72MHz and the sampling clock at 100MHz after calibration.

Published in:

Information Science and Engineering (ICISE), 2010 2nd International Conference on

Date of Conference:

4-6 Dec. 2010