By Topic

A hardware multiplier design of embedded microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zheng Li ; Electron. Technol. Inst., Zhengzhou Inf. Eng. Univ., Zhengzhou, China ; Haimin Chen ; Xianwen Yang

This paper designs and realizes a hardware multiplier module, compatible with signed/unsigned 32-bit data. It adopts Radix-8 Booth algorithm to reduce the number of partial products, and proposes a method called high-position accumulation to compress them, with small area and circuit delay. We implement three various multipliers single-cycle, pipeline and multi-cycle, which could be effectively configured according to the specific features of embedded microprocessor. This paper describes our designs with Verilog HDL and utilizes Quartus II 7.2 software of Alteral firm to analyse and synthesize them, simultaneously presents a scheme of simulation and verification. The experiment result indicates that our designs possess a high performance-price ratio on the area and rate target.

Published in:

Information Theory and Information Security (ICITIS), 2010 IEEE International Conference on

Date of Conference:

17-19 Dec. 2010