By Topic

A high precision multi-modulus fractional-N divider for DAB receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yang Yang ; Inst. of RF& OE-ICs, Southeast Univ., Nanjing, China ; Wang Zhigong ; Tang Lu ; Xu Jian

The implementation of a high precision fractional-N divider, which is one of the components of a phase-locked loop (PLL) fractional-N frequency synthesizer for Digital Audio Broadcasting (DAB) and other modern communication systems, is presented. Unconditionally stable Δ-Σ modulators of the third order (namely MASH-1-1-1) are implemented in the frequency synthesizer and they can provide a good average estimate for the fractional-N dividers. By cooperating with a dual-modulus prescaler, this divider can achieve a fractional frequency division from 509.74 to 703.10 with the precision of 1/224. This divider has been designed in a SMIC 0.18-μm CMOS technology and by using Artisan standard cell library. The chip area is 323 μm × 323 μm. Simulation results show that it works correctly and can realize a frequency division with a high precision.

Published in:

Communication Technology (ICCT), 2010 12th IEEE International Conference on

Date of Conference:

11-14 Nov. 2010