Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

A hardware architecture of Prewitt edge detection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seif, A. ; Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia ; Salut, M.M. ; Marsono, M.N.

This paper presents an efficient hardware architecture of Prewitt edge detection for high speed image processing applications. The hardware design is implemented by using Verilog hardware description language, whereas the software part is developed by using Matlab. The zero computational error analysis indicates that the proposed architecture produces similar outputs with ideal result obtained by Matlab software simulation. The architecture is capable of operating at a clock frequency of 145 MHz at 550 frames per second (fps), which implies that the system is suitable for both image processing and computer vision applications.

Published in:

Sustainable Utilization and Development in Engineering and Technology (STUDENT), 2010 IEEE Conference on

Date of Conference:

20-21 Nov. 2010