By Topic

Design of a highly linear 900MHz single ended LNA in 0.35µm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Faiza Zafar ; Electronic Engineering Department, NED University of Engineering & Technology, Karachi, Pakistan ; Hifza Abid ; Javeria Ahmed ; Khan Hashim Raza
more authors

This work presents the design of a Low Noise Amplifier in 0.35 μm CMOS technology from Taiwan Semiconductors. A single ended cascade configuration with inductive degeneration followed by a common source configuration is used. The circuit is designed in Cadence and employs feedback technique along with the use of a PMOS as a feed forward distortion canceller to further improve linearity. At 900 MHz, the low noise amplifier has a gain of 10.3 dB, noise figure of 3.2 dB, input referred 1 dB-CP of -2.75 dBm, output referred 1 dB-CP of 6.85 dBm, IIP3 of +11.74 dBm and OIP3 of +21.76 dBm consuming 26 mA from 1.5 V supply. This design has the best input referred 1dB-CP reported till date in 0.35 μm technology for the desired frequency of operation.

Published in:

Sustainable Utilization and Development in Engineering and Technology (STUDENT), 2010 IEEE Conference on

Date of Conference:

20-21 Nov. 2010