By Topic

Transaction-level error susceptibility for bus-based System-on-Chip: From single-bit to multi-bit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shi-Qun Zheng ; Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan ; Ing-Chao Lin

System-on-Chip architectures have traditionally relied upon bus-based interconnect for their communication needs. The increasing bus frequencies and load on the bus calls for focus on reliability issues in such bus-based systems. As technology advances and transistor geometry shrinks, both single-bit and multi-bit error rate increase significantly. The scant research on mulit-bit errors calls for more attention about them. In this paper, we compare the consequences of a single-bit and multi-bit error and provide a detail analysis of a multi-bit error on the bus system during the course of different transactions. Such transaction based analysis helps us to develop an effective prediction methodology to predict the effect of a multi-bit error on any application running on a bus based architecture. We demonstrate that our transaction based prediction scheme works with an average accuracy of 88% over all the benchmarks when compared with the actual simulation results.

Published in:

Computer Symposium (ICS), 2010 International

Date of Conference:

16-18 Dec. 2010