By Topic

Properties of SiO2 and Si3N4 as gate dielectrics for printed ZnO transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Walther, S. ; Chair of Electron Devices, University of Erlangen-Nuremberg, Cauerstrasse 6, 91058 Erlangen, Germany ; Polster, S. ; Meyer, B. ; Jank, M.P.M.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

In this article, the authors report on thin film transistors based on gas phase synthesized ZnO nanoparticles using low temperature deposited silicon dioxide and silicon nitride as gate dielectrics. For bottom gate transistors, the devices using silicon nitride as gate insulator show the lowest off-current for a given induced charge and the steepest subthreshold slope. The charge carrier mobility of around 3×10-3 cm2/Vs and an Ion/Ioff ratio of around 105 are almost independent of the insulator material. In a double gated thin film transistor using low stress silicon nitride as a top gate insulator, transistor parameters are extracted for the identical semiconducting layer when the bottom and top gates are used. It is shown that the extracted charge carrier mobility is not inherent for the ZnO nanoparticle layer but rather an effective value for the device under investigation.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:29 ,  Issue: 1 )