By Topic

Novel ternary logic design based on CNFET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nan, Haiqing ; Dept. of Electr. & Comput. Eng., Illinois Inst. of Technol., Chicago, IL, USA ; Ken Choi

As CMOS technology is scaled down, transistor density of a chip is increased dramatically, which results in the increasing of the complexity of interconnections. In this paper, a novel design of ternary logic based on carbon nanotube FETs (CNFETs) is proposed and compared with the previous CNFET-based ternary logic designs. Especially, in the proposed CNFET-based ternary logic design, different back biasing voltages and diameters of CNFETs are effectively used to achieve ultra-low power consumption. Extensive simulation results using HSPICE are reported to show that the proposed CNFET-based ternary logic gate reduces leakage current and power delay product (PDP) multiple orders of magnitude compared to the previous CNFET-based ternary logic designs.

Published in:

SoC Design Conference (ISOCC), 2010 International

Date of Conference:

22-23 Nov. 2010