By Topic

A method for synthesizing area efficient multilevel PTL circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bandyopadhyay, S. ; VLSI Res. Group, Windsor Univ., Ont., Canada ; Jaekel, A. ; Jullien, G.A.

Pass transistor logic (PTL) circuits are known to be well suited for pipelined circuits and have been receiving considerable interest in recent times. Existing techniques for synthesizing PTL circuits are based on two level networks of transistors. In this paper, we have proposed a new decision diagram based model for multilevel PTL circuits. We have described a number of transformations on our model. Using these transformations, we have developed a top down greedy heuristic for synthesizing PTL circuits and have established that our synthesis techniques give us significant savings compared to existing synthesis procedures

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997