By Topic

On the detection of reset faults; in synchronous sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pomeranz, I. ; Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA ; Reddy, S.M.

We consider the problem of testing reset faults in synchronous sequential circuits with reset hardware. The reset hardware is assumed to consist of a reset input connected to all the flip-flops through a reset line. We propose a fault model that accommodates any routing of the reset line to the flip-flops. This is important since test generation is typically carried out without knowledge of the way in which the reset line is routed. We describe fault simulation procedures for the proposed reset fault model. The procedures use a given test sequence and generate appropriate reset sequences, if needed. It is shown that contrary to the common assumption that reset faults are easily detected by test sequences for other faults in the circuit some reset faults require special reset sequences and special test sequences. Thus, a complete test sequence must explicitly accommodate reset faults

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997