By Topic

Using partial reconfiguration and high-level models to accelerate FPGA design validation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Iskander, Y. ; Secure Comput. & Commun., Luna Innovations Inc., Roanoke, VA, USA ; Craven, S. ; Chandrasekharan, A. ; Rajagopalan, S.
more authors

Design validation is the most time-consuming task in the FPGA design cycle. Although manufacturers and third-party vendors offer a range of tools that provide different perspectives of a design, many require that the design be fully re-implemented for parameter modifications or do not allow the design to be run at full-speed. Designs are frequently first modeled using a high-level language then later rewritten in a hardware description language, first for simulation and then later modified for synthesis. IP and third-party cores may differ during these final two stages complicating development and validation. Our approach provides a means of directly validating synthesized hardware designs with the original high-level model, abstracting away the traditional bit-level view of designs. The Dynamic Modular Development (DMD) framework accelerates module turnaround by reusing floorplans and placing frequently changing modules into separate, partially reconfigurable regions. The debug framework also leverages these reconfigurable regions to accelerate the modification of dynamic, software-like breakpoints for low-level analysis.

Published in:

Field-Programmable Technology (FPT), 2010 International Conference on

Date of Conference:

8-10 Dec. 2010