By Topic

A visual approach for asynchronous circuit synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nagalla, R. ; Dept. of Comput. & Syst. Technol., New South Wales Univ., Kensington, NSW, Australia ; Hellestrand, G.

A new approach for the synthesis of asynchronous interface circuits from the Signal Transition Graph (STG) specifications is discussed. As a novel contribution we propose a visual path-oriented algorithm to ascertain whether a given STG has Complete State Coding (CSC) property. Unlike most of the existing algorithms which operate on a state graph, this algorithm operates on the STG. This approach has the advantage of being either easily automated or easier to visually correlate with the STG specifications and to perform by a paper and pencil. Experimental results with a large number of practical asynchronous bench marks are presented

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997