By Topic

A scalable memory system design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kyoung Hwan Kwon ; Dept. of Electron. Eng., Yonsei Univ., Seoul, South Korea ; Gab Joong Jeong ; Moon Key Lee ; Seung Han Ahn

This paper proposes a new scalable memory architecture with pipeline technique and systolic data flow. We divided entire memory into N×N sub-memory blocks and placed them onto scalable two-dimensional array that has communication channel of partial binary tree structure. Operating speed is not determined by entire memory size but only by the access time of a single sub-memory block. This architecture is suitable for applications where memory access is random and bursty and high throughput is of major importance. The initial latency is N+3 cycles for N×N sub-memory block array because of three directional data flow. The 4 k-bit sized prototype with 4×4 sub-memory block array was designed using 0.8 μm two metal CMOS technology. The minimum clock speed is 5.1 ns. The chip size is 35 mm×3.5 mm

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997