By Topic

Enhancement-Mode InAlN/AlN/GaN HEMTs With  \hbox {10}^{-12} \hbox {A/mm} Leakage Current and  \hbox {10}^{12} on/off Current Ratio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Ronghua Wang ; Dept. of Electr. Eng., Univ. of Notre Dame, Notre Dame, IN, USA ; Saunier, P. ; Yong Tang ; Tian Fang
more authors

Postprocessing annealing in forming gas at 400 °C was performed on enhancement-mode lattice-matched InAlN/AlN/GaN high-electron-mobility transistors fabricated by selective etch of InAIN under a Pt gate. After postprocessing annealing, the device reverse gate leakage current decreased from 10-7 to 10-12 A/mm at Vgs = -1 V and Vds = 6 V, showing an ON/OFF current ratio of 1012 that is the highest reported value for all GaN-based transistors. The gate diode breakdown voltage was observed to increase from ~9 to ~29 V; the transistor threshold voltage was also found to shift from 0.6 to 1.2 V. All these observations indicate that an electrically thinner and more insulating interlayer is most likely formed between the Pt gate and underlying channel after postprocessing annealing, which is ascribed to multiple possible mechanisms including increase in barrier height, reduction in interface states introduced during the gate recess process, formation of a thin oxide layer. etc.

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 3 )