By Topic

Analytical fast timing simulation of MOS circuits driving RC interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dharchoudhury, A. ; Adv. Design Technol., Motorola Inc., Austin, TX, USA ; Kang, S.M.

This paper presents a technique for transistor-level timing simulation of MOS circuits driving RC interconnect loads. The RC interconnect is represented as a reduced-order model (e.g. π-model). An effective capacitance is analytically derived from the reduced-order model by local linearization of the MOS devices in the driver circuit and is dynamically updated as the output voltage and regions of operation of the MOS devices in the driver circuit change. The effective capacitance is then applied as a load to the driver circuit and the output waveform is obtained by analytically solving the nonlinear state equation of the driving node. Extensive simulation results under various loading conditions and input transition times are provided to demonstrate the accuracy and efficiency of this technique

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997