By Topic

Primitive path delay fault identification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sivaraman, M. ; Carnegie Mellon Univ., Pittsburgh, PA, USA ; Strojwas, A.J.

We present a novel and efficient method to identify all primitive single and multi path delay faults (PDFs) in multi-level combinational circuits. Our method is the first one to successfully target the primitive PDF identification problem for multi-level circuits-previous research results in this area have been limited either to the identification of primitive PDFs only for 2-level circuits, or to the identification of only a subset of the complete set of paths which need not be tested for delay faults. Our primitive PDF identification procedure is based on determining which paths or sets of paths determine the signal stabilization time at the circuit outputs. We demonstrate the feasibility of the approach for mid-sized benchmark circuits

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997