Cart (Loading....) | Create Account
Close category search window

High density substrate solution for complex high pin count flip-chip applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Solberg, V. ; STC-Madison, Madison, WI, USA ; Oganesian, V.

There are a number of factors to consider when selecting an optimal semiconductor package configuration for the newer generations of high density controllers and processors; I/O requirement, package footprint, form factor, thermal dissipation, electrical performance, and cost. The more advanced microprocessor and ASIC semiconductor packaging currently require several thousand I/O contacts and they are expected to expand contact I/O by 30% in the very near future. This paper will detail the development of a unique raised contact substrate fabrication process that enables semiconductor developers to significantly reduce the contact pitch on the die without reducing pad size. The flip-chip to substrate assembly process yield is significantly higher as well because the conventional solder bumped die can be placed directly onto the raised contact features (eliminating the need for solder printing on the package substrate). Mounting the bumped die element on this planer topography solves fundamental issues associated with electro-migration and it avoids many of the current assembly process related defects. This is because the solid copper contact profile furnishes a consistent standoff height that enables a uniform and void free package interconnect as well as improving underfill flow control (even with low temperature solders).

Published in:

CPMT Symposium Japan, 2010 IEEE

Date of Conference:

24-26 Aug. 2010

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.