By Topic

Silicon TSV interposers with embedded capacitors for high performance VLSI packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vodrahalli, N. ; Allvia Technol., Sunnyvale, CA, USA

Miniaturization and higher performance needs of the electronic industry continue to drive technology innovations to achieve increased levels of integration. Through Silicon Via technology along with flip chip technology provides significant improvements over the traditional packaging technologies. Vertical stacking of Silicon dies provides a very attractive way of improving functional density of electronics in addition to potentially providing increased electrical performance. Silicon TSV technology along with die stacking on organic substrate is utilized in forming a Silicon Interposer for VLSI packaging. The benefits of high density routing on the Silicon interposer, along with the matching of Silicon CTE provides a reliable packaging technology for next generation VLSI circuits. Very high value capacitors are embedded on the Silicon interposer for low noise decoupling and thus helping to provide a high performance electrical solution.

Published in:

CPMT Symposium Japan, 2010 IEEE

Date of Conference:

24-26 Aug. 2010