By Topic

Scalable test pattern generation (STPG)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Traditional test pattern generation (TPG) is a well known technique that has been used by many to generate test sequence. With increasing number of chip inputs, larger the test vector is required to ensure high fault coverage is achieved. This adds additional cost in traditional TPG generation and becomes a concern. In this paper, we introduce a new test generation method that is scalable while manages to produce high fault coverage. An attractive feature of the proposed method is it is able to sample the test signature early.

Published in:

Industrial Electronics & Applications (ISIEA), 2010 IEEE Symposium on

Date of Conference:

3-5 Oct. 2010