By Topic

MOSFET and Lossy Coupled Transmission Line Circuit Simulation Using Iterated Timing Analysis and Latency-Checking Method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chun-Jung Chen ; Dept. of Comput. Sci., Chinese Culture Univ., Taipei, Taiwan ; Bin-Cheng Chen

This paper discusses methods to perform large-scale circuit simulation for MOSFET circuits containing lossy coupled transmission lines that appear in modern circuit design community. ITA (Iterated Timing Analysis) algorithm and a time-domain transmission line calculation method are used, and the latency-checking strategy is used to greatly accelerate these algorithms. The result of this paper has provided a feasible way to simulate large-scale MOSFET circuits with interconnects.

Published in:

Information Engineering and Computer Science (ICIECS), 2010 2nd International Conference on

Date of Conference:

25-26 Dec. 2010