By Topic

A completely integrated single-chip phase-locked loop with a 15 GHz VCO using 0.2 /spl mu/m E-/D-HEMT-technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
P. Leber ; Fraunhofer-Inst. for Appl. Solid-State Phys., Freiburg, Germany ; W. Baumberger ; M. Lang ; M. Rieger-Motzer
more authors

A completely integrated single-chip phase-locked loop was designed using a 0.2 /spl mu/m-enhancement/depletion AlGaAs/GaAs/AlGaAs-HEMT technology. The chip contains a VCO with 15 GHz center frequency, as well as a frequency divider, a phase detector, and a loop filter. The fabricated chip size is 1.5/spl times/1.5 mm/sup 2/. The power consumption is 0.5 W using a supply voltage of 5.0 V. The lock range is approximately /spl plusmn/270 MHz. The phase noise is -100 dBc/Hz at 100 kHz and -107 dBc/Hz at 1 MHz offset from the carrier, respectively.

Published in:

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1996. Technical Digest 1996., 18th Annual

Date of Conference:

3-6 Nov. 1996