By Topic

Efficient analysis techniques for symmetric multiprocessor architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Buchholz, P. ; Dortmund Univ., Germany

Performance analysis of multiprocessor architectures in the early design phases is an important task in the development of complex parallel architectures. An approach for the hierarchical modeling and analysis of a wide class of multiprocessor architectures is introduced. The technique combines and extends several efficient approaches to analyze large CTMCs underlying hierarchical models of multiprocessor systems. First, the generator matrix is represented in a very compact format which can be exploited in efficient numerical solution techniques. Second, symmetries inherent in most multiprocessor systems can be exploited by generating a CTMC with a smaller state space, which results from exact aggregation. Symmetry exploitation is fully automated and keeps the compact representation of the generator matrix

Published in:

Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 1997. MASCOTS '97., Proceedings Fifth International Symposium on

Date of Conference:

12-15 Jan 1997