Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

High-Level Synthesis of a Unified 2-D DWT System Architecture for JPEG2000 Using FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Sameen, I. ; Fac. of Eng. Multimedia, Univ. Cyberjaya, Malaysia ; Yoong Choon Chang ; Mow Song Ng ; Bok-Min Goi
more authors

In this paper, a programmable 2-D DWT system architecture designed for the JPEG2000 standard is proposed. The proposed system architecture, developed through an iterative design space exploration methodology using Altera's C2H compiler, provides a significant 2-D DWT performance improvement when compared to an optimized 2-D DWT software implementation and is capable of real-time video processing performance for high resolution grayscale images up to 1280 × 720 (720p) when synthesized and benchmarked in an Altera DE3 Stratix III FPGA board.

Published in:

Image and Video Technology (PSIVT), 2010 Fourth Pacific-Rim Symposium on

Date of Conference:

14-17 Nov. 2010