Cart (Loading....) | Create Account
Close category search window
 

The design and implementation of DSP TMS320C40 parallel processing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wang Baoli ; Inst. of Acoust., Acad. Sinica, Beijing, China ; Li Changli ; Guan Dinghua

This paper presents the design and implementation of four C40 based parallel processing system. It is comprised of four single CPU ISA-bus board. All four C40s are fully connected together through comports. The supporting software include basic tools such as simulator, assembler, linker, C compiler, parallel run-time support library. Four CPU debug/monitor software was also developed to ease programming. As an example, parallel FFT has been implemented using the system. Under the control of an IBM-PC, the system peak performance is 200 MFLOPS and can be further expanded. It is suitable for radar, sonar, image signal processing

Published in:

Signal Processing, 1996., 3rd International Conference on  (Volume:1 )

Date of Conference:

14-18 Oct 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.