Cart (Loading....) | Create Account
Close category search window
 

Comparison of methods to quantify interface trap densities at dielectric/III-V semiconductor interfaces

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Engel-Herbert, Roman ; Department of Materials Science and Engineering, Pennsylvania State University, University Park, Pennsylvania 16802, USA ; Hwang, Yoontae ; Stemmer, Susanne

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.3520431 

Methods to extract trap densities at high-permittivity (k) dielectric/III-V semiconductor interfaces and their distribution in the semiconductor band gap are compared. The conductance method, the Berglund intergral, the Castagné–Vapaille (high-low frequency), and Terman methods are applied to admittance measurements from metal oxide semiconductor capacitors (MOSCAPs) with high-k/In0.53Ga0.47As interfaces with different interface trap densities. The results are discussed in the context of the specifics of the In0.53Ga0.47As band structure. The influence of different conduction band approximations for determining the ideal capacitance-voltage (CV) characteristics and those of the MOSCAP parameters on the extracted interface trap density are investigated. The origins of discrepancies in the interface trap densities determined from the different methods are discussed. Commonly observed features in the CV characteristics of high-k/In0.53Ga0.47As interfaces are interpreted and guidelines are developed to obtain reliable estimates for interface trap densities and the degree of Fermi level (un)pinning for high-k/In0.53Ga0.47As interfaces.

Published in:

Journal of Applied Physics  (Volume:108 ,  Issue: 12 )

Date of Publication:

Dec 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.