By Topic

A robust design of SRAM sense amplifier for submicron technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ziou Wang ; School of Electronics & Information Engineering, Soochow University, Suzhou 215001, China ; Yiping Zhang ; Lijun Zhang ; Xiaoyu Song

SRAM sense amplifier plays a key role in memory design. With technology scaling to the nanometer, the device mismatch increases and the distribution effect induces unstable signal injection, thus affecting the reliability of memory system. This paper presents a new method for SRAM sense amplifier design. It incorporates reasonable delay between the passgate and enable signals to effectively mitigates the failure ratio and keep the ratio less sensitive to signal slope. The novel amplifier structure is both simple and easy to control. A reliable design is given by considering both intrinsic and extrinsic offsets with reasonable speed and power consumption. A failure ratio analysis is performed. The result is validated using UMC 65nm process model.

Published in:

Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on

Date of Conference:

1-4 Nov. 2010