By Topic

A 12-bit 50-MS/s pipelined Analog-to-Digital Converter in 65nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Guanghua Shu ; State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China ; Mingjun Fan ; Chen Shu ; Cheng Chen
more authors

This paper presents a 12-bit 50-MS/s pipelined Analog-to-Digital Converter (ADC) in a 65-nm 1P7M CMOS process. A hybrid architecture is selected to make a trade-off between the power dissipation and performance of the ADC. For subsampling application, a wideband Sample and Hold Circuit (SHC) is proposed, including a high-linearity input switch and a two-stage operational amplifier (opamp) with hybrid cascode compensation. Some optimization methods for design of Multiplying Digital-to-Analog Converter (MDAC) are also adopted. Simulation results show that the ADC maintains over 82 dB SFDR and 71 dB SNDR for input signal up to Nyquist range. The ADC consumes 53.8 mW at sampling rate of 50 MHz from 1.2-V supply voltage, and achieves a FOM value of 0.35 pJ/step.

Published in:

Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on

Date of Conference:

1-4 Nov. 2010