Cart (Loading....) | Create Account
Close category search window

Design of an array processor for parallel skeletonization of images

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bourbakis, N. ; Binghampton Univ., NY, USA ; Steffensen, N. ; Saha, B.

This paper presents the design, evaluation, and the implementation of an application specific array processor (ASAP) desirable for high speed parallel skeletonization of binary images. The array processor receives the input image in a binary form and generates the skeleton of the nonzero regions (objects, or silhouettes) contained in the image in parallel. In particular, each processing element (PE) of the array processor receives additional information from the neighboring PE's and executes independently its own algorithm by maintaining or zeroing its own value “1” for the final generation of the skeleton of the object, The skeletons produced by this array processor are: (1) region's size independent (nonsensitive in small variation of shape) and (2) sensitive to the region's shape. The ability of the array processor to produce these two types of skeleton makes it flexible for image processing applications such as handwritten character recognition under uncertainty (non sensitive skeleton), or detection of defects on printing circuits (sensitive skeleton). A comparison of the proposed algorithm [parallel symmetric thinning algorithm (PSTA)] to a number of other parallel thinning algorithms is also provided indicating its advantages and disadvantages

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:44 ,  Issue: 4 )

Date of Publication:

Apr 1997

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.