By Topic

A test pattern matching method on bast architecture using don't care identification for random pattern resistant faults

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hosokawa, T. ; Coll. of Ind. Technol., Nihon Univ., Chiba, Japan ; Yun Chen ; LingLing Wan ; Wakazono, M.
more authors

The BIST Aided Scan Test (BAST) is a technique that combines the automatic test pattern generator (ATPG) and the Built-In-Self-Test (BIST) to reduce test data volume while maintaining high test quality. On BAST architecture, a bit-flipping technique is used to convert pseudo-random patterns to deterministic patterns. In this paper, we propose a don't care identification technique for random-pattern-resistant faults to identify unnecessary signal values to detect a fault set as don't care bits. Random-pattern-resistant faults are defined as the number of detection for each fault by a given test pattern set, this number is equal to or less than N. We also propose a matching method of between a pseudo-random pattern set and a deterministic pattern set for random-pattern-resistant faults to which the don't care identification technique is applied. We apply the proposed method to ITC'99 benchmark circuits and show that the proposed method effectively reduces the number of bit-flips and test application times. We also evaluate the relationship among the number of random-pattern resistant faults, the number of don't care bits, the number of undetected faults, the number of bit-flips, and test application time.

Published in:

Communications and Information Technologies (ISCIT), 2010 International Symposium on

Date of Conference:

26-29 Oct. 2010