By Topic

Architecture of a 100-Gbps network processor for next generation video networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guy Koren ; Chief Technology Officer EZchip Technologies, Israel ; Amir Rosen

As the escalating demand for bandwidth continues, 100-Gigabit networks mark the new frontier to be ventured by networking equipment vendors. Network processors (NPUs), fast emerging as key components in 10-Gigabit platforms, will also empower the 100-Gigabit platforms. However, packet processing at these line rates presents significant challenges to network processor designs. The most important driving factor for the exploding bandwidth demand is video traffic. Supporting video traffic imposes even further challenges due to its real time and low jitter requirements. These challenges are amplified when attempting to construct a network with IPTV-grade capabilities. In order to address these challenges it is crucial for the routers, and the network processors in their cores, to be video aware and demonstrate special treatment for this demanding traffic.

Published in:

Electrical and Electronics Engineers in Israel (IEEEI), 2010 IEEE 26th Convention of

Date of Conference:

17-20 Nov. 2010