By Topic

A Low Noise CMOS Phase Locked Loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mengzhang Cheng ; Coll. of Inf. Sci. & Eng., Huaqiao Univ., Quanzhou, China

A 5V, 0.6μm CMOS phase locked loop (PLL) is presented. The circuit design of the PLL, which consists of a phase-frequency-detector (PFD), charge-pump (CPP), bias-generator (BG), voltage controlled oscillator (VCO) and differential to single converter (DSC), is introduced and the simulation results are given. The details of design theory and calculation are also described. The PLL is integrated in CMSC 0.6μm 5V 2P2M CMOS technology, the simulation results show that the PLL operates within the frequency range between 100MHz to 500MHz, and the phase noise are -89dBc/Hz and -100dBc/Hz at 100KHz and 1MHz offset frequency.

Published in:

E-Product E-Service and E-Entertainment (ICEEE), 2010 International Conference on

Date of Conference:

7-9 Nov. 2010