By Topic

A multithreaded architecture for the efficient execution of vector computations within a loop using status field

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Youn, S.D. ; Dept. of Comput. Sci., Pukyong Nat. Univ., Pusan, South Korea ; Chung, K.D.

This paper presents the design of a high performance MULVEC(M_U_L_tithreaded architecture for the V_E_ctor C_omputations), as a building block of massively parallel processing systems. MULVEC comes from the synthesis of the dataflow model and the extant superscalar RISC microprocessor. MULVEC reduces, using a vector wait queue and status field of each vector data, the number of synchronization, context switching, network traffic, and so on in case of repeated vector computations within the same thread segment. And if vector operand in one statement is more than three, MULVEC can be computed by non-strict method. After program having been simulated on the SPARC V9(super scalar bit RISC microprocessor), the performance (execution time of example program) of uniprocessor and MULVEC according to the different number of nodes are analyzed. The performance of MULVEC according to the different number of nodes are analyzed for the several programs

Published in:

High Performance Computing, 1996. Proceedings. 3rd International Conference on

Date of Conference:

19-22 Dec 1996