By Topic

A data recovery method for high-speed serial communication based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Li Pang ; Shenzhen Aerosp. Dongfanghong HIT Satellite Ltd., Shenzhen, China ; Houde Liu ; Baohua Li ; Bin Liang

Nowadays, serial communication is used in many high-speed communication situations instead of parallel communication. In high-speed serial communications, data recovery is an important and difficult part, which directly determines the success or failure of communication. This paper presents a FPGA-based data recovery method for high-speed serial signal. First, each bit of serial signal is over-sampled by four times and synchronized, then the transition edges of signal is detected, and finally we select the optimal sampling points to recover out the data that is synchronized with the standard sampling clock. Experimental results show that this method ran well under the data transmission rate of 50Mbps.

Published in:

Network Infrastructure and Digital Content, 2010 2nd IEEE International Conference on

Date of Conference:

24-26 Sept. 2010