By Topic

A FPGA design of the I/Q signal combining for UHF RFID reader receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sang Kyu Kim ; Dept. of Electron. & Comput. Eng., Hanyang Univ., Seoul, South Korea ; Sung Sik Nam ; Sung Ho Cho

In this paper, a implementation of the I/Q signal combining for Ultra High Frequency (UHF) Radio Frequency Identification (RFID) reader receiver is presented. The design is concentrated on the low complexity and the low coast of the RFID reader. To reduce the complexity, area consumption and calculation time, the Loop Up Table (LUT) is applied. Only one multiplier and one divider which have many gates size is used for the low cost. The FPGA NCsim simulator is used to verify this design and it is tested on the reader platform based on FPGA. The simulation, design results and the performance results of the reader receiver using the I/Q signal combining is presented.

Published in:

Network Infrastructure and Digital Content, 2010 2nd IEEE International Conference on

Date of Conference:

24-26 Sept. 2010