Cart (Loading....) | Create Account
Close category search window
 

The design and implementation of Signal Integrity test vector generation based on JTAG

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yan Xuelong ; Sch. of Electron. Eng., GUET, Guilin, China ; Hu Hejuan ; Li Haihui

With intensive study on IEEE std1149.1, and the basic idea of HTF(Half Transition) Fault Mode, an architecture for SI(Signal Integrity) test vector based on extended JTAG is designed and realized. The implementation of the idea is that, The advantage of the new instruction is that on the base of fully complied with IEEE1149.1 standard, it have been added to extend the function of boundary-scan architecture and provide the support to SI testing.

Published in:

Intelligent Computing and Integrated Systems (ICISS), 2010 International Conference on

Date of Conference:

22-24 Oct. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.