By Topic

Dual dielectric tunnel barrier in silicon-rich silicon nitride charge-trap nonvolatile memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Eunkyeom Kim ; Department of Nano Engineering, University of Seoul, Seoul 130-743, Republic of Korea ; Yim, Taekyung ; An, Seungman ; Won-Ju Cho
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.3521260 

We investigated a tunnel barrier with dual (SiO2 and SiNx) dielectric layers in charge-trap nonvolatile memories to improve the program/erase speed and charge retention characteristics. Threshold voltage shift measurements performed for various stress voltages and time durations revealed that these devices had a large memory window (2–6 V) and long retention time (>10 years). With a decrease in the SiO2 layer thickness, the program speed increased but the erase speed decreased. The change in the program/erase speed and charge retention characteristics with the relative thickness ratio could be attributed to the asymmetric shape of the tunnel barrier. The tunneling currents were explained on the basis of Fowler–Nordheim tunneling and Frenkel–Poole emission in the asymmetric tunnel barrier.

Published in:

Applied Physics Letters  (Volume:97 ,  Issue: 22 )