By Topic

Technology driven architecture for integral parallel embedded computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bumbăcea, P. ; Fac. of Electron., Tc & IT of Bucharest Politeh. Univ., Bucharest, Romania ; Codreanu, V. ; Hobincu, R. ; Petrica, L.
more authors

The computational structures are not able to scale following the increased number of components offered by the technological development driven by the Moore's law. In order to use efficiently the emerging nanotechnologies new architectural approaches are requested. Thus, new technology driven architectures must be developed. The proposed architecture is designed in this technologically evolving context, to support the increasing computational diversity, complexity and intensity requested in the emergent domain of parallel embedded computing. The resulting physical embodiment has at least two orders of magnitude higher effective GIPS/Watt and GIPS/mm2 than the currently produced structures. This new architectural approach is based on ConnexArray technology, already developed and tested on real chips, and on the Bubble-free Embedded Architecture for Multithreading execution model. The paper proposes a computational platform able to manage tens of threads and a number of execution/processing units which starts from tens and goes up to thousands.

Published in:

Semiconductor Conference (CAS), 2010 International  (Volume:01 )

Date of Conference:

11-13 Oct. 2010