Referenced Items are not available for this document.
A synthesis-based bandwidth enhancement technique for CMOS amplifiers/buffers is presented. It achieves bandwidth-enhancement ratio (BWER) of 4.84, close to a proven theoretical upper limit of 4.93 for passive network with balanced capacitive loads. By employing a step-by-step design methodology, the proposed technique can be applied to any load condition, which is characterized by the ratio between the load capacitance and the output capacitance of the transconductor cell. Time-domain behavior of the proposed technique is examined. Two prototype amplifier/buffer circuits are designed using lower order passive networks to save chip area and circuit complexity. The test chips are fabricated in a 0.18 μm CMOS process, and measurements verify the frequency- and time-domain analyses. The amplifier provides 18.5 dB gain and 28 GHz bandwidth, while consuming 52 mW power from a 1.8 V supply.
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:46
,
Issue:
2
)
Date of Publication: Feb. 2011
- Page(s):
- 392 - 402
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 11792649
- Digital Object Identifier :
- 10.1109/JSSC.2010.2088290
- Product Type:
- Journals & Magazines
- Date of Publication :
- 29 November 2010
- Date of Current Version :
- 28 January 2011
- Issue Date :
- Feb. 2011
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
