By Topic

A value system for switch-level modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Smith, S.P. ; Microelectron. & Comput. Technol. Corp., Austin, TX, USA ; Acosta, R.D.

An approach to switch modeling that provides an excellent compromise between accuracy and performance and requires only minor modifications to basic gate-level simulators is described. The evaluation technique is fully compatible with the VHDL (VHSIC hardware description language) specification. Switch and node models are implemented as primitive elements to achieve maximum performance, but models could also be implemented entirely in VHDL source code. MCC has successfully run the VHDL system based on this approach on a variety of test circuits, and it is now in general release. The model and its integration with a VHDL simulator are discussed, a design example is presented, and some refinements to the switch model are described.<>

Published in:

Design & Test of Computers, IEEE  (Volume:7 ,  Issue: 3 )