By Topic

A novel VLSI architecture of 8×8 integer DCT based on H.264/AVC FRext

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chan Jiang ; Dept. of Electron. Eng., Xi''an Univ. of Technol., Xi''an, China ; Ningmei Yu ; Meihua Gu

H.264FRext video coding standard uses integer 8 × 8 discrete cosine transform (DCT) algorithm. It can preserve the detail image information better. Compared with the traditional cosine transform, integer DCT can avoid the mismatch problem, increase the computation speed, and is more feasible for hardware implementation. This paper proposes a novel two-dimension DCT hardware structure based on the fast papilionaceous algorithm and the reusable row and column transform unit. The proposed hardware architecture is described by Verilog HDL language and implemented with SMIC 0.18μm2 technology. Experiments show that the maximum delay of circuit is 2.74833ns after synthesis, and the area of the system is 94283.4844 μm2, which can satisfy the system requirements to both circuit area and speed.

Published in:

Knowledge Acquisition and Modeling (KAM), 2010 3rd International Symposium on

Date of Conference:

20-21 Oct. 2010