Cart (Loading....) | Create Account
Close category search window
 

System integration with eWLB

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Fan-Out Wafer Level Packaging has arrived in the industry. The driving factors for the implementation of this packaging technology are the low packaging and test cost, the excellent electrical and thermal performance, the ability to work with increasing interconnect density on chip side and the potential for Integration of functionality. The increasing demand for new and more advanced electronic products with superior functionality and performance is driving the integration of functionality for future packaging technologies. The best-known representative of the existing fan-out Wafer Level Packaging Technologies is eWLB (embedded Wafer Level Ball Grid Array), which was invented and introduced by Infineon. eWLB is a true wafer level packaging technology starting with the generation of an artificial wafer. This artificial wafer allows the addition of package area leading to free selectable package size and number of interconnect elements at a given pitch. The driving factors for the implementation of this technology are the low packaging and test cost, the excellent electrical and thermal performance, the ability to work with increasing interconnect density and the potential for integration of functionality. Two major approaches for system integration on basis of the eWLB technology include side-by-side multi-chip approaches and three-dimensional stacking. For the Multi-Chip eWLB Package several chips were placed close to each other and were encapsulated in one package. Warpage improvement and die shift optimization lead to a process ability for the multi-die wafers comparable to the single die eWLB. Reliability testing indicated no special Multi-Chip Package related fails. We will introduce the results of the development of two-die Multi-Chip eWLB and present the actual reliability results. For the three-dimensional stacking two different ways to generate the interconnection in z-direction were investigated: The placement of pre-fabricated via bars prior to the moldi- - ng of the Reconstituted Wafer and the laser drilling and copper filling of vias in the mold compound. Both principles were investigated with regards to the vertical interconnect and the two-sided processing. Reliability testing showed no special package related failure modes. In this paper we will introduce recent results of the development of both connection strategies for 3D-eWLB, show the challenges of the technology development and present actual reliability results.

Published in:

Electronic System-Integration Technology Conference (ESTC), 2010 3rd

Date of Conference:

13-16 Sept. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.