By Topic

Reliability improvements for advanced Wafer Level packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
John Hunt ; Advanced Semiconductor Engineering (ASE), Taiwan ; Danial Huang ; Jessica Chiu ; MaggieMC Liu
more authors

Over ten years ago, Wafer Level Chip Scale Packaging (WLCSP) began with very small packages having solderball counts of 2-6 I/O. Over the years, the I/O count has grown, but the industry perception has always been that WLCSPs are limited to low I/O count applications. Within the last year, there has been a growing demand for WLCSP packages with I/O counts greater than 150, with some applications requiring I/O's of more than 300. As each generation of WLCSP has grown in complexity, it has strained the capabilities of the processes, material sets, and structures that performed satisfactorily in previous generations. It has been observed that while manufacturing WLCSP products for a wide variety of customers, as we go above 100 I/O, and then again above 150 I/O, the structural and compositional parameters of the WLCSP have had to be modified in order to pass the end customer's reliability requirements. This paper will explore the impact of material, process, and structural variations to a large scale WLCSP, on Board Level Reliability.

Published in:

Electronic System-Integration Technology Conference (ESTC), 2010 3rd

Date of Conference:

13-16 Sept. 2010