Close category search window
 

Low complexity montgomery multiplication architecture for elliptic curve cryptography over GF(pm)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Talapatra, S. ; Dept. of Inf. Technol., Bengal Eng. & Sci. Univ. (BESU), Howrah, India ; Rahaman, H.

In this paper, a scalable VLSI multiplication architecture based on Montgomery multiplication (MM) algorithm for elliptic curve cryptography (ECC) over GF(pm), where p is a positive prime and m is the degree of extension of the base field GF(p), is presented. The elements of the GF(pm) are in polynomial basis (PB) representation. The coefficients of the polynomials are represented in Montgomery residue format to simplify the multiplications over GF(p). The proposed algorithm of MM over GF(pm) requires m(m+1) MMs and m2 additions over GF(p). However, the proposed architecture takes {m(m+1)Nmm+Nadd +1} cycles to compute MM over GF(pm), where Nmm > Nadd = 2, and Nmm and Nadd are the numbers of cycles to complete an MM and an addition over GF(p), respectively. The security of an ECC scheme depends on the number of elements in GF(pm). Hence, for a p with nominal bit length (p≫2), the value of m can be small, but the GF(pm) still contains almost equal number of elements to a GF(2k), where k is positive integer. The complexity of the MM architecture over GF(p) is reduced by using carry-save-adder (CSA) based implementation, where NPE is the depth of the CSA. Analysis shows that the area complexity of the proposed architecture is significantly less. Implementation in AMS-0.35um technology, with L=30 (for p=536872717), m=23 and NPE=8, yields a clock frequency of 20.885 MHz, throughput of 6243.68 multiplications per second and power consumption of 86.8 mW (at 20 MHz).

Published in:
VLSI System on Chip Conference (VLSI-SoC), 2010 18th IEEE/IFIP

Date of Conference: 27-29 Sept. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.