By Topic

An empirical study of performance and power scaling of low voltage DDR3

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Steven Yun Ji ; Intel Corp., Santa Clara, CA, USA ; Loop, B. ; James, P.D. ; Paranjape, V.

Memory power consumption has become a main driving force of new memory technologies. Low voltage DDR3 (DDR3L) has emerged to provide optimal solution for performance and power for certain market segments. With empirical data, this paper demonstrates the scaling of DDR3L signal integrity performance and power consumption at full system level. The signal integrity performance is degraded by 10~20% in terms of voltage and timing margin with strong DRAM vendor sensitivity. The DRAM power consumption is reduced by ~20%. The impact to mobile notebook average and self-refresh power is also examined.

Published in:

Electrical Performance of Electronic Packaging and Systems (EPEPS), 2010 IEEE 19th Conference on

Date of Conference:

25-27 Oct. 2010