By Topic

Alias Rejection of Continuous-Time \Delta \Sigma Modulators With Switched-Capacitor Feedback DACs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shanthi Pavan ; Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India

Continuous-time ΔΣ modulators (CTDSMs) with switched-capacitor (SC) feedback digital-to-analog converters (DACs) are relatively less sensitive to clock jitter when compared to converters that use non-return-to-zero feedback DACs. However, as we show in this paper, using an SC DAC can seriously compromise the alias rejection of the modulator, thereby nullifying one of the principal advantages of continuous-time operation. We give an intuitive understanding, as well as an analytical basis, for computing the signal transfer function of CTDSMs with SC DACs. We propose power-efficient circuit techniques to improve alias rejection in such modulators and give experimental results that illustrate some of our ideas.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:58 ,  Issue: 2 )