By Topic

A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kun-Hung Tsai ; Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R. O. C. ; Shen-Iuan Liu

The design and implementation of a high-speed voltage-controlled oscillator (VCO) in 65-nm CMOS technology is presented. The proposed VCO oscillates at the secondary resonant pole of its LC resonator and achieves a frequency enhancement of 84.7% while compared with a conventional cross-coupled VCO. The proposed VCO is also incorporated into a phase-locked loop (PLL) to generate clock signals above 100 GHz. For a 1.2-V supply, the measured tuning range of this VCO is from 103.057 to 104.581 GHz, and the measured phase noise of this VCO is -101.08 dBc/Hz at 10-MHz offset. The locking range of the PLL is from 103.058 to 104.58 GHz, and its measured in-band phase noise is -80.41 dBc/Hz at 1-MHz offset. The measured reference spur level of this PLL is less than -63.8 dBc while consuming 63 mW from a 1.2-V supply.

Published in:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems  (Volume:20 ,  Issue: 1 )