By Topic

A comparative study of CMOS & CNFET based current conveyor at 32nm technology node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Imran, A. ; Dept. of Electron. Eng., Aligarh Muslim Univ., Aligarh, India ; Pable, S.D. ; Hasan, M.

This paper presents for the first time the design and comparison of wide bandwidth high performance CMOS and CNFET realization of dual-output second generation current conveyor (CCII±) at 32nm technology node. Until this date, almost all design efforts of CCII± have been directed towards micron range, and the designing aspects at nm range still needs to be explored. Voltage and Current bandwidths, port resistances along with power consumption have been the parameters for comparison. Simulations have been carried out using HSPICE simulator at a reduced power supply of ±0.8V.

Published in:

Computer and Communication Technology (ICCCT), 2010 International Conference on

Date of Conference:

17-19 Sept. 2010