By Topic

Power Optimization of an 11.75-Gb/s Combined Decision Feedback Equalizer and Clock Data Recovery Circuit in 0.18- \mu\hbox {m} CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lijun Li ; LSI Logic Corporation, Milpitas, CA, USA ; Michael M. Green

An 11.75-Gb/s combined decision feedback equalizer (DFE) and clock data recovery circuit in a 0.18-μm CMOS is presented. Various techniques are applied to reduce the chip power consumption. In particular, the feedback path of the DFE is merged with an Alexander phase detector (PD). An analysis on the speed requirements of various blocks in the PD and DFE circuits is performed to determine the optimum power dissipation of each one. It is shown that the chip power consumption is reduced by 31% compared to a conventional design. The chip is capable of equalizing copper cable channels with up to 12-dB loss at the 5.875-GHz Nyquist frequency and consumes 101 mW (not including output buffers) with a 1.8-V supply voltage.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:58 ,  Issue: 3 )