By Topic

A Pipelined Program Decompression Engine Generator Based on Partial Field-Partitioned (PFP) Compression Technique for Embedded Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yuan-Long Jeang ; Dept. of Inf. Eng., Kun Shan Univ., Yung-Kang, Taiwan ; Ko-Yen Hu

For rare instructions, the decompression cost is higher than the saving due to compression. This paper presents a new technique, called partial field partitioned compressing so that some rare instructions are field-partitioned into smaller parts and then, compress these parts in the same field to reduce the cost. A software program has been designed to generate a Verilog (a Hardware Description Language) description of a decompression engine for each compressed ARM program. Then, the description is synthesized using Design Compiler of the Synopsys Co. The synthesized results for several benchmarks show that all cases are better than the results of our previous versions.

Published in:

Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), 2010 Sixth International Conference on

Date of Conference:

15-17 Oct. 2010