Cart (Loading....) | Create Account
Close category search window
 

An optimizing compiler method to avoid partial invalid PLC instructions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Yan Yi ; Inst. of Intell. & Software Technol., Hangzhou Dianzi Univ., Hangzhou, China ; Chen Haidan

A ladder diagram is read from left to right and top to bottom. The complexity and length of the rungs decide scanning time of a ladder diagram. CPU resources are always seriously occupied by useless instructions when PLC control systems are on the run time, which seriously slow down the system responses. In order to solve this problem, a compilation method is proposed to optimize PLC programme to avoid the execution of partially useless instructions. According to the result of experiments, the performance of PLC system is improved by this method, especially for the ladder diagram containing counter or timer function.

Published in:

Industrial Electronics (ISIE), 2010 IEEE International Symposium on

Date of Conference:

4-7 July 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.